# Low Noise Dual Operational Amplifier

The MC33077 is a precision high quality, high frequency, low noise monolithic dual operational amplifier employing innovative bipolar design techniques. Precision matching coupled with a unique analog resistor trim technique is used to obtain low input offset voltages. Dual−doublet frequency compensation techniques are used to enhance the gain bandwidth product of the amplifier. In addition, the MC33077 offers low input noise voltage, low temperature coefficient of input offset voltage, high slew rate, high AC and DC open loop voltage gain and low supply current drain. The all NPN transistor output stage exhibits no deadband cross−over distortion, large output voltage swing, excellent phase and gain margins, low open loop output impedance and symmetrical source and sink AC frequency performance.

The MC33077 is available in plastic DIP and SOIC−8 packages (P and D suffixes).

#### **Features**

- Low Voltage Noise:  $4.4 \text{ nV}/\sqrt{\text{Hz}}$  @ 1.0 kHz
- Low Input Offset Voltage: 0.2 mV
- Low TC of Input Offset Voltage:  $2.0 \mu V$ <sup>o</sup>C
- High Gain Bandwidth Product: 37 MHz @ 100 kHz
- High AC Voltage Gain: 370 @ 100 kHz 1850 @ 20 kHz
- Unity Gain Stable: with Capacitance Loads to 500 pF
- High Slew Rate:  $11 \text{ V/}\mu\text{s}$
- Low Total Harmonic Distortion: 0.007%
- Large Output Voltage Swing: +14 V to −14.7 V
- High DC Open Loop Voltage Gain: 400 k (112 dB)
- High Common Mode Rejection: 107 dB
- Low Power Supply Drain Current: 3.5 mA
- Dual Supply Operation:  $\pm 2.5$  V to  $\pm 18$  V
- Pb−Free Package is Available



## **ON Semiconductor®**

**http://onsemi.com**

#### **SOIC−8 D SUFFIX** 1 **CASE 751 MARKING DIAGRAMS** 8 A A A A 33077 ALYW



8



 $A$  = Assembly Location<br>WL. L = Wafer Lot  $=$  Wafer Lot  $YY, Y = Year$ WW,  $W =$  Work Week

#### **PIN CONNECTIONS**

**PDIP−8 P SUFFIX CASE 626**



#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



**Figure 1. Representative Schematic Diagram** (Each Amplifier)

#### **MAXIMUM RATINGS**



Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected. Functional operation should be restricted to the Recommended Operating Conditions.

1. Either or both input voltages should not exceed  $V_{CC}$  or  $V_{EE}$  (See Applications Information).

2. Power dissipation must be considered to ensure maximum junction temperature (T<sub>J</sub>) is not exceeded (See power dissipation performance characteristic, Figure [2](#page-3-0)).





3. Measured with  $V_{CC}$  and  $V_{EE}$  simultaneously varied.

<span id="page-3-0"></span>















<span id="page-6-0"></span>



<span id="page-8-0"></span>









t, TIME (1.0 sec/DIV)



#### **APPLICATIONS INFORMATION**

The MC33077 is designed primarily for its low noise, low offset voltage, high gain bandwidth product and large output swing characteristics. Its outstanding high frequency gain/phase performance make it a very attractive amplifier for high quality preamps, instrumentation amps, active filters and other applications requiring precision quality characteristics.

The MC33077 utilizes high frequency lateral PNP input transistors in a low noise bipolar differential stage driving a compensated Miller integration amplifier. Dual−doublet frequency compensation techniques are used to enhance the gain bandwidth product. The output stage uses an all NPN transistor design which provides greater output voltage swing and improved frequency performance over more conventional stages by using both PNP and NPN transistors (Class AB). This combination produces an amplifier with superior characteristics.

Through precision component matching and innovative current mirror design, a lower than normal temperature coefficient of input offset voltage  $(2.0 \text{ }\mu\text{V})^{\circ}\text{C}$  as opposed to  $10 \mu V$ <sup>o</sup>C), as well as low input offset voltage, is accomplished.

The minimum common mode input range is from 1.5 V below the positive rail ( $V_{CC}$ ) to 1.5 V above the negative rail  $(V_{EF})$ . The inputs will typically common mode to within 1.0 V of both negative and positive rails though degradation in offset voltage and gain will be experienced as the common mode voltage nears either supply rail. In practice, though not recommended, the input voltage may exceed  $V_{CC}$  by approximately  $3.0 \text{ V}$  and decrease below the V<sub>EE</sub> by approximately 0.6 V without causing permanent damage to the device. If the input voltage on either or both inputs is less than approximately 0.6 V, excessive current may flow, if not limited, causing permanent damage to the device.

The amplifier will not latch with input source currents up to 20 mA, though in practice, source currents should be limited to 5.0 mA to avoid any parametric damage to the device. If both inputs exceed  $V_{CC}$ , the output will be in the high state and phase reversal may occur. No phase reversal will occur if the voltage on one input is within the common mode range and the voltage on the other input exceeds  $V_{CC}$ . Phase reversal may occur if the input voltage on either or both inputs is less than 1.0 V above the negative rail. Phase reversal will be experienced if the voltage on either or both inputs is less than  $V_{EE}$ .

Through the use of dual−doublet frequency compensation techniques, the gain bandwidth product has been greatly enhanced over other amplifiers using the conventional single pole compensation. The phase and gain error of the amplifier remains low to higher frequencies for fixed amplifier gain configurations.

With the all NPN output stage, there is minimal swing loss to the supply rails, producing superior output swing, no crossover distortion and improved output phase symmetry with output voltage excursions (output phase symmetry being the amplifiers ability to maintain a constant phase relation independent of its output voltage swing). Output phase symmetry degradation in the more conventional PNP and NPN transistor output stage was primarily due to the inherent cut−off frequency mismatch of the PNP and NPN transistors used (typically 10 MHz and 300 MHz, respectively), causing considerable phase change to occur as the output voltage changes. By eliminating the PNP in the output, such phase change has been avoided and a very significant improvement in output phase symmetry as well as output swing has been accomplished.

The output swing improvement is most noticeable when operation is with lower supply voltages (typically 30% with  $\pm$  5.0 V supplies). With a 10 k load, the output of the amplifier can typically swing to within 1.0 V of the positive rail (V<sub>CC</sub>), and to within 0.3 V of the negative rail (V<sub>EE</sub>), producing a 28.7  $V_{pp}$  signal from  $\pm 15$  V supplies. Output voltage swing can be further improved by using an output pull–up resistor referenced to the V<sub>CC</sub>. Where output signals are referenced to the positive supply rail, the pull−up resistor will pull the output to  $V_{CC}$  during the positive swing, and during the negative swing, the NPN output transistor collector will pull the output very near  $V_{EE}$ . This configuration will produce the maximum attainable output signal from given supply voltages. The value of load resistance used should be much less than any feedback resistance to avoid excess loading and allow easy pull−up of the output.

Output impedance of the amplifier is typically less than  $50 \Omega$  at frequencies less than the unity gain crossover frequency (see Figure [19](#page-6-0)). The amplifier is unity gain stable with output capacitance loads up to 500 pF at full output swing over the −55° to +125°C temperature range. Output phase symmetry is excellent with typically 4°C total phase change over a 20 V output excursion at  $25^{\circ}$ C with a 2.0 k $\Omega$ and 100 pF load. With a 2.0  $k\Omega$  resistive load and no capacitance loading, the total phase change is approximately one degree for the same 20 V output excursion. With a 2.0 k $\Omega$  and 500 pF load at 125 °C, the total phase change is typically only 10°C for a 20 V output excursion (see Figure [28\)](#page-8-0).

As with all amplifiers, care should be exercised to insure that one does not create a pole at the input of the amplifier which is near the closed loop corner frequency. This becomes a greater concern when using high frequency amplifiers since it is very easy to create such a pole with relatively small values of resistance on the inputs. If this does occur, the amplifier's phase will degrade severely causing the amplifier to become unstable. Effective source resistances, acting in conjunction with the input capacitance of the amplifier, should be kept to a minimum to avoid creating such a pole at the input (see Figure [32](#page-8-0)). There is minimal effect on stability where the created input pole is much greater than the closed loop corner frequency. Where amplifier stability is affected as a result of a negative feedback resistor in conjunction with the

amplifier's input capacitance, creating a pole near the closed loop corner frequency, lead capacitor compensation techniques (lead capacitor in parallel with the feedback resistor) can be employed to improve stability. The feedback resistor and lead capacitor RC time constant should be larger than that of the uncompensated input pole frequency. Having a high resistance connected to the noninverting input of the amplifier can create a like instability problem. Compensation for this condition can be accomplished by adding a lead capacitor in parallel with the noninverting input resistor of such a value as to make the RC time constant larger than the RC time constant of the uncompensated input resistor acting in conjunction with the amplifiers input capacitance.

For optimum frequency performance and stability, careful component placement and printed circuit board layout should be exercised. For example, long unshielded input or output leads may result in unwanted input output coupling. In order to reduce the input capacitance, the body of resistors connected to the input pins should be physically close to the input pins. This not only minimizes the input pole creation for optimum frequency response, but also minimizes extraneous signal "pickup" at this node. Power supplies should be decoupled with adequate capacitance as close as possible to the device supply pin.

In addition to amplifier stability considerations, input source resistance values should be low to take full advantage of the low noise characteristics of the amplifier. Thermal noise (Johnson Noise) of a resistor is generated by thermally−charged carriers randomly moving within the resistor creating a voltage. The RMS thermal noise voltage in a resistor can be calculated from:

$$
E_{nr} = / \overline{4k \, TR \times \, BW}
$$

where:

k = Boltzmann's Constant (1.38  $\times$  10<sup>-23</sup> joules/k)

T = Kelvin temperature

 $R =$  Resistance in ohms

BW = Upper and lower frequency limit in Hertz.

By way of reference, a 1.0 k $\Omega$  resistor at 25°C will produce a 4.0 nV/ $\sqrt{Hz}$  of RMS noise voltage. If this resistor is connected to the input of the amplifier, the noise voltage will be gained−up in accordance to the amplifier's gain configuration. For this reason, the selection of input source resistance for low noise circuit applications warrants serious consideration. The total noise of the amplifier, as referred to its inputs, is typically only 4.4 nV/ $\sqrt{Hz}$  at 1.0 kHz.

The output of any one amplifier is current limited and thus protected from a direct short to ground, However, under such conditions, it is important not to allow the amplifier to exceed the maximum junction temperature rating. Typically for  $\pm 15$  V supplies, any one output can be shorted continuously to ground without exceeding the temperature rating.



Note: All capacitors are non−polarized.

**Figure 37. Voltage Noise Test Circuit (0.1 Hz to 10 Hzp−p)**

#### **PACKAGE DIMENSIONS**

**SOIC−8 D SUFFIX** CASE 751−07 ISSUE AB



## **SOLDERING FOOTPRINT\***



**SOIC−8**

\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- 
- NOTES:<br>
1. DIMENSIONING AND TOLERANCING PER<br>
2. CONTROLLING DIMENSION: MILLIMETER.<br>
3. DIMENSION A AND B DO NOT INCLUDE<br>
MOLD PROTRUSION.<br>
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 
- 
- FER SIDE.<br>
5. DIMENSION D DOES NOT INCLUDE DAMBAR<br>
PROTRUSION. ALLOWABLE DAMBAR<br>
PROTRUSION SHALL BE 0.127 (0.005) TOTAL<br>
IN EXCESS OF THE D DIMENSION AT<br>
MAXIMUM MATERIAL CONDITION.<br>
6. 751−01 THRU 751−06 ARE OBSOLETE. N
- STANDARD IS 751−07.



**PDIP−8 P SUFFIX** CASE 626−05 ISSUE L

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).

3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

![](_page_13_Picture_291.jpeg)

**ON Semiconductor** and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability<br>"Typical" parameters which may be pro intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should<br>Buyer purchase or use SCILLC products f and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal<br>Opportunity/Affirmative Action Employer. This li

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada

**Japan**: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 **Phone**: 81−3−5773−3850

**ON Semiconductor Website**: http://onsemi.com

**Order Literature**: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.